



Fault Analysis in RTL microarchitectures and HW/SW countermeasures

Johan Laurent, <u>Vincent Beroulle</u>, Christophe Deleuze Grenoble LCIS, Valence <u>Firstname.Lastname@lcis.grenoble-inp.fr</u> Florian Pebay-Peyroula CEA-Leti, LSOSP <u>florian.pebay@cea.fr</u>











Introduction

- LCIS Lab/CTSYS team
- Project foundations
- Security evaluation platforms and problematics
- Case study and goals
- VerifyPin case study
- Conclusion







Introduction LCIS/CTSYS team

- LCIS: COMUE UGA lab located in Valence
- CTSYS: 9 researchers on the « Security of embedded systems and distributed systems »
- Interdisciplinarity: taking into account interaction between hardware and software







Introduction Project foundations





Introduction Security evaluation platforms

Embedded software developers need tools to:

- Analyze the hardware threats to demonstrate the vulnerabilities
- Perform early evaluation of their designs and countermeasures

2 platforms: HW-based vs Sim-based Fault Injection





INIVERSITE

Alpes

Introduction Simulation-based security evaluation platform

Typical Design Flow



- Typical SW fault models do not take into account HW microarchitecture
- HW hidden register fault effects can bypass SW CM





Introduction Simulation-based security evaluation platform

 HW/SW Co-design Flow (RISC-V opportunities)



- Analysis of HW RTL microarchitecture: new SW Fault Models
- SW Fault injection for detecting security breaches
- New SW (or HW) CM to prevent security breaches

Grenoble



Introduction Case study context and goals

Case study on a secure code : VerifyPIN

- from FISCC (Fault injection and Simulation Secure Code Collection) proposed by Verimag
- with HW fault simulation on RISC-V Rocket processor (RTL)
- Goals:
 - To highlight the importance of hidden registers in the processor pipeline
 - New SW CM proposals









Introduction

VerifyPin case study

- VerifyPin SW CM and description
- RISC-V Rocket : forwarding detection
- Cross Layer SW fault model extraction
- New fault attacks and SW CM
- Conclusion







Case study VerifyPIN

- VerifyPIN: simple code comparing 4-digit PIN values
- 8 versions of SW CM:
 - Hardened Booleans
 - Check loop counter at the end
 - Double boolean tests
 - Inlined calls
 - Step counter









```
diff=FALSE; status=FALSE; //hardened booleans
```

```
for(i=0 ; i<4 ; i++){
    if(userPIN[i]!=cardPIN[i])
        diff=TRUE;
}</pre>
```

if(i != 4) countermeasure(); //check loop counter

```
if(diff==FALSE)
    if(FALSE==diff) //double tests
        status=TRUE;
    else
        countermeasure();
else status=FALSE;
```

return status;

Pseudo-code of the application









 RISC-V open HW processor architecture: LowRISC v0.2., 64-bit Rocket core implementation



LC Cross Layer SW Model Extraction SW Faulty Behavior Characterization

 Analysis of HW RTL microarchitecture: new SW Fault Models





G

Alpes

Case study SW fault models characterization

Instruction	Origin	
Branch	Branch	Here faults are injected in
	Mux_1 or Mux_2	control signals only
	ALU_op	
	Write_enable	→ …
	(not represented)	→ ···
R-type	Write_enable	→ SWF1
	Branch	New SW faulty behaviors
	Mux_1 or mux_2	are characterized
	ALU_op	
Load	Write_enable	\rightarrow
	Ctrl_mem	
	ALU_op	
	Mem_cmd	
	Mem_cmd	SWF1: new SW fault model
	Mem_cmd	
Store	Ctrl_mem	ADD $x^3 = x^1 + x^2$ // skip
	ALU_op	ADD $x4 = x3 + x2$ ADD $x4 = x1 + x2 + x2$
	Write_enable	
	En_store	
	Mem_cmd	Due to forwarding, x4 is fault free but x3 does not store x1+x2
Jump (jal)	Write_enable	
	Mux_2	
	Jal	Grenobleinp
	(not represented)	$\rightarrow \cdots \qquad \gamma'_{12}$





 Hardened boolean : to be safe against single bit fault injection (*false=0x55, true=0xAA*)



Single bit fault injection during forwarding









Case study New fault attacks

- Context: A countermeasure checks if the loop was executed 4 times
- Goal: Safe-error attacks
 - Thanks to fault injection, make the CM trigger or not depending of the value of the Secret Digit
- How to do it:
 - Force the use of the Secret Digit instead of the loop counter in the loop comparison







INIVERSITE Grenoble Alpes

How to protect: Simply swap arguments! if(userPIN[i]!= cardPIN[i]) → if(cardPIN[i]!= userPIN[i]) Grenoble inp

17





- Hidden registers in complex RTL microarchitectures can generate complex faulty behaviors
- Complex faulty behaviors create vulnerabilities impossible to manage with typical SW CM only
- Cross layer analysis of the RTL microarchitecture is a required step to design effective HW/SW CM
- Perspectives: Automate the vulnerability analyze for a given application and a given processor architecture











Thank you for your attention!

 This work was funded thanks to the French national program 'programme d'Investissements d'Avenir, IRT Nanoelec' ANR-10-AIRT-05





